

An ISO 3297: 2007 Certified Organization

Volume 6, Special Issue 1, January 2017

International Conference on Recent Trends in Engineering and Science (ICRTES 2017)

20th-21st January 2017

Organized by

Research Development Cell, Government College of Engineering, Jalagon (M. S), India

Area Efficient High Speed Fir Filter with Using DA Algorithm

Amol V. Navalagire¹, Pramod G. Ambhore²

Assistant Professor, Department of Electronic & Telecomm. Engineering, MIT(T), College, Aurangabad, India¹

Assistant Professor, Department of Electronic & Telecomm. Engineering, MIT(T), College, Aurangabad, India²

ABSTRACT: Piece of document represents a different and simple methodology for design and implementation of digital signal processing (DSP) filters. We present design for finite-impulse response (FIR) in terms of area, delay, and throughput, also power optimization of finite-impulse response filter by using distributed arithmetic (DA). DA is basically a bit-serial computation operation that performs for vector–vector multiplication for inner dot products in single step, which make different from normal multiply accumulate (MLA) logic for inner(dot) product computation. DA technique is a multiplier less circuit. Taking optimal advantage of the look-up table (LUT) based structure of field programmable gate array (FPGA). The performance of the bit-serial and bit-parallel DA technique for FIR filter design is synthesized and the results are compared to the conventional FIR filter design techniques. The manuscript present less latency and less area with exiting FIR filter stricture. Motivation about the design for achieves computational efficiency, high speed, and low area.

KEYWORDS: sum of product (SOP), lookuptable (LUT), multiply accumulate (MAC),Distributed Arithmetic (DA), FPGA.

I. INTRODUCTION

Most electronic devices such as phones, personal digital assistants, and hearing supports mostly require digital signal processing (DSP) for high performance. Various type of DSP operations are utilize in practice depending on requirement. Filtering is one of them in DSP operations, which most extensively used signal processing operations. Rigorous use of FIR filters in digital signal processing for high performance in terms of speed, area efficient and power consumption is constrained [1]. Also, Digital filters extensively used in all areas of electronic industry. This is because; they have the potential to attain much better signaling to noise ratios.FIR Filter at present recognized by two kinds of method. One is hardware implementation used the chips such as programmable digital signal processor (PDSP), Application-Special Integrated Circuit (ASIC) and field programmable gate arrays (FPGA). The other is software implementation used advanced language such as MATLAB. There is multiple ways to implement the digital FIR filter. Based on the design specification, careful choice of implementation method and tools can save a lot of time and work. Mat Lab is an excellent tool to design filters [2]. Other DSP algorithms are known to be multiply-accumulation (MAC) intensive. Completing a filter cycle, when using a conventional arithmetic unit, would take approximately N MAC cycle. This amount can be shortened with pipelining but can, nevertheless, be prohibitively long. This is fundamental problem when general purpose multipliers are used and which take significant large chip area; alternative methods used for implementing multiplication particularly when the coefficients values are known preliminary before implementation, than technically the partial product terms becomes multiplication with constant (i.e. scaling) [3]. In literature, several multipliers-less schemes had been proposed. They categories according to how they manipulate the filter coefficients for the multiply operation. This type of multiplier less method involve use of memories like RAM, ROM or Look-Up Tables (LUTs) to store pre-computed or known values of filter coefficient. This type of memory based Constant filter Coefficient method, which based on memory model known Distributed Arithmetic method^[4]. The derivation of the DA algorithm is extremely simple but its applications are extremely spacious. Distributed arithmetic (DA) is a basic hypothesis to implement convolution without multiplier, where the MAC operations are done by using a simple series of LUT access and functioning of shifter-accumulator [5].



An ISO 3297: 2007 Certified Organization

Volume 6, Special Issue 1, January 2017

International Conference on Recent Trends in Engineering and Science (ICRTES 2017)

20th-21st January 2017

Organized by

Research Development Cell, Government College of Engineering, Jalagon (M. S), India

This manuscript is organized as follows: Section II explores the basic of MAC FIR filter. Section III describes main logic of DA technique and the basic idea about DA solutions. The proposed efficient DA FIR filter architectures are discussed in Section IV. A recognized result is discussed in Section IV.

II. FIR FILTER WITH SOP

MATLAB design used for filter response and generating coefficient tables, for implementing on FPGA tool. To program on FPGA, VERILOG hardware description language offers an easy way towards different implementation. In DSP, for a finite impulse response (FIR) filters impulse response is finite duration. It makes difference to infinite impulse response (IIR) filters, in terms of linear phase and stability. Show in Figure 1, discrete time FIR filter of order N in transform notations. It contains N- stage delay lines with N+1 taps. Output y is a linear time invariant (LTI) system determine by convolving its input signal x (n) with its impulse response h (n). For a discrete-time FIR filter, the output is described by the following equation,

$$Y(n) = \sum_{k=0}^{K} x(n-k)h(k) - \dots$$
(1)



FIG.1 FIR filter with MAC block

Where, constants h(k) are the filter coefficients and the variables, x(k) are the prior samples of a data source. In other domain as frequency transforming -whether the discrete Fourier or the fast Fourier transforms- the constants are the sine/cosine basis functions and the variables are a block of samples from a data source [7]. Hence Nth order filter required N+1 Coefficient, N+1 Multiplier, and N Adder. Equation (1) shows that multiplier-based filter implementations may become highly expensive in terms of area and speed, which nothing but more number of adder circuits for one multiplier. So, it require large portion of chip area. Consequently, power consumption is more.

III. DISTRIBUTED ARITHMETIC

A. DISTRIBUTED ARITHMETIC BACKGROUND:-

A was first studied by Croisier et al. and it familiarize by Peled and Liu. Patrick Longa introduced the structure of the FIR filter using DA algorithm and the functions of each part. Sangyun Hwang examines power consumption of the filter using DA algorithm. DA is a bit-serial in nature architecture for vector- multiplication [6]. DA is so named because the arithmetic operations that appear in signal processing are not lumped fashion but it often distributed. This type of bit-serial operation used to compute the inner (dot) product of a constant filter coefficient vector and a variable input vector, when the coefficients pre knowledge.

An FIR filter of length k simply given as:

$$Y(n) = \sum_{k=0}^{K} x(n-k)h(k)$$



An ISO 3297: 2007 Certified Organization

Volume 6, Special Issue 1, January 2017

International Conference on Recent Trends in Engineering and Science (ICRTES 2017)

20th-21st January 2017

Organized by

Research Development Cell, Government College of Engineering, Jalagon (M. S), India

In fixed point implementation two's complement system is that of most popular signed number system. That's because it's possible to add several signed numbers, and as long as the final range is in the Nth bit range. We can ignore any overflow in arithmetic also.Input samples coded as N-bit two's complement numbers as:

$$x(n-k) = -b_{k0} + \sum_{n=1}^{N-1} b_{kn} 2^{-n}$$

Rearranging order of summation & making group some of product, we get final result of output as:

$$Y(n) = -\sum_{k=0}^{K} b_{k0}h(k) + \sum_{n=1}^{N-1} \left[\sum_{k=0}^{K} h(k) b_{kn} 2^{-n}\right]$$

IV. PROPOSED WORK /DESIGN

A. FIR FILTERS REALIZATION USING DA: -

The main function unit of DA FIR filter consists of Look up Table (LUT), Shift registers and scaling accumulator. Filter implemented using DA in that input samples are used as addresses to access a series of LUTs. LUTs store the pre-computed value of filter coefficient. Filter coefficient value from MATLAB tool. LUT are basic component of FPGA, that kind of look up table logic store individual bit values. So memory access time is less, hence speed is substantial high. Distributed Arithmetic provides cost- effective structure in terms of area- time computation. Suggesting that, the filter of Nth order/tap means it contains N no. of input and N no. of filter coefficient, that require 2^N possible combination location of LUT for storing pre computed values of coefficient. The filter input & coefficient are in binary format (but it not necessary for coefficient) from the equation, but not necessarily of the same word length. The simple block of DA FIR filters, shown in figure. Simultaneous, when applying the all Ith MSB bit to the LUT. Appropriate address location selected of LUT.

These location address data are getting at the output J^{th} . This output data directly store in accumulator & other input bit $(I+1)^{th}$ are applied, which select the appropriate location & produce the data at the output $(J+1)^{th}$. This $(J+1)^{th}$ data shifted by one bit & store in accumulator. Another bit $(I+2)^{th}$ of all input applied simultaneous, which select LUT & data produced at the output $(J+2)^{th}$. This output $(J+2)^{th}$ shifted by two bit & store it again in accumulator. Same procedure happens again up to last bit $(I-b_n)^{th}$ of input. Finally all store data in accumulators are added or subtracted & produce final output of filter.

Let the filter inputs be

X0 = 1 (001), X1 = 3 (011), X2 = 7 (111) & filter coefficient H0 = 2, H1 = 3, H2 = 1;

Step 1: Store the values in input buffer

X0(0) X1(0) X2(0) = 111, X0(1) X1(1) X2(1) = 110, X0(2) X1(2) X2(2) = 100



FIG:-2 Implementation of DA FIR Filter&Filter responses (filter coefficient value)



An ISO 3297: 2007 Certified Organization

Volume 6, Special Issue 1, January 2017

International Conference on Recent Trends in Engineering and Science (ICRTES 2017)

20th-21st January 2017

Organized by

Research Development Cell, Government College of Engineering, Jalagon (M. S), India

Enumeration N clocks for final, that's N is the number of input variable bits, and sovereign of the number of input variables present in operation. For MAC logic, Nth order filter takes more area & delay required. Compared with DA logic it takes less area & delay. But, drawback is that, by increasing order of filter LUT size increase. Illustration shows LUT contain values for 3^{rd} order FIR filter, shown in table 1. It requires $2^3=16$ location as order increase LUT location also increase. These problem remove doing decomposition of LUT.Mat lab tool furnish coefficient & data sources; specified value.

B. PARTITION OF LUT UNIT IN TERMS OF SIZE:-

For lower order filters, the above technique holds good. But, for higher order filters, the size of the LUT also increases in power of two with order of the filter. This in turn increase size of requirement & reduces the performance. Filter order increase, size of LUT reduced to a reasonable level. Co-efficient is shown in table 1. For that LUT can be subdivided into a number of LUTs, called LUT partitions. After partition, each LUT operates on a different set of filter taps. Shown in figure 4, the result obtained from the partition block individually & finally together. Another size reduction technique Decomposition; nothing but control unit with LUT. Control unit any logic resources on FPGA.



FIG 4 - 3rd order FIR filter with partition method& Pipelined implementation of a DA FIR filter

C. PIPELINED ARCHITECTURE OF FIR FILTER IN TERMS OF SPEED:-

Additional speed increased by L partitioning of input data worlds. Effectively increase L-times memories with expanded accumulator for combing result. The data provided to LUT in serial pattern form of one bit at a time (BAAT), results in a slow computation. This limits the throughput (delay) of DA. To improve the throughput, DA can be configured to process multiple bits. For processing multiply bit pipelining used. Pipelining technique helps to a reduction in the critical path of operating data, which also increases the speed of operation. Although there is a slight increase in system resources and latency, but this technique increases the overall performance of the Filter. Each LUT operate on different tap order.

V. RESULT

The simulation result of FIR Filter taken from Xilinx 9.1. Taking filter coefficient as from MATLAB tool one for easy understanding. Taking all coefficients first unsigned; making abs value in mat lab. Other same value provided by tool, as signed coefficients. These some results showing for MAC block, unsigned and signed DA. LUT partition result also includes these: Figure 5 (A) shows the result of UNSIGNED DA LUT partition, for filter coefficient h (1) =1, h (2) =2, h (3) =0, h (4) =3, h (3) =2, h (4) =1.



An ISO 3297: 2007 Certified Organization

Volume 6, Special Issue 1, January 2017

International Conference on Recent Trends in Engineering and Science (ICRTES 2017)

20th-21st January 2017

Organized by

Research Development Cell, Government College of Engineering, Jalagon (M. S), India

									11	Now:						427.2		
Now:		0	200		400		600	800	1000	1000 ns		0	100	200	300	400	1	
1000 ns			1	1		- (1	1444	🖬 😽 y(6:0)	-4	(7hXX		(4	27	
🛚 🚺 y(6:0)	15	(0	(9	/ 18	(36	45	X 54 X	15	■ 😽 y0[3:0]	4'h1		4hX		X 4h2	(4h1	4hE	
8 dk	0	înnnnî		innnn	MARINA		nnônnn		100	□ 84 y1[3:0]	4'h3		4hX		4h1	4ħ3	4'hE	
11 mart	0								<u> </u>	■ 6 4 y2[3:0]	4'h1	(4hX		X 4h4	(<u>4</u> ħ1	4hE	
eset	0									🖬 😽 y3[3:0]	4'hE		4hX		4h3	4ħE	(4'h0	
🛛 😽 x_in0(2.0)	3h7	(3 h) 3	nt (3h2	314	3115	3116	3117		🛚 💓 table_in1[2:0]	3'h3	3hX X	3hX	X 3hX	X 3h7	3113	X 3h1	
🛚 😽 x_in1[2:0]	3h7	(3h) 3	ni (3h2	(314)	3115	31/6	(<u>3</u> ħ7		table_ou	4'h1		4hX		X 4h2	(4h1	4hE	
■ 🛃 x_in2[2:0]	3h7	6 V 2	nt X	3h2	3h4	3115	31\6	3h7		of dk	0							
and the second		2110 3	<u> </u>				1.000			🖬 😽 x_in[3:0]	4'h0	411	χ 4	hD X	4117	4h0		
🛚 🕅 x_in3(2:0)	3h7	(3M) 3	n1 (3h2	314	3h5	316	(<u>3h7</u>		🖬 🚮 x0[2:0]	3'h3	3hX X	3hX	X 3/hX	X 3h7	3h3	X 3h1	
🛙 😽 x_in4[2:0]	3h7	(3h) 3	n1 (3h2)	3114	3115	316	(31)7		🖬 😽 x1[2:0]	3'h2	3hX X	3hX	X 3thX	X 3h4	(3ħ2	X 3h1	
🛚 🚮 x_in5[2:0]	3h7	(3h) 3	01 X	3h2	3h4	3115	3116	3117		■ 64 x2[2:0]	3'h3	(3hX)	3hX	X 3hX	X 3h6	(3113	X 3h1	
								·		🖬 😽 x3[2:0]	3'h1	3hX X	3hX	X 3hX	3h2	3111	X 31h0	
												and the second se						

Fig 5 (A): Simulation 6-tap unsigned DA FIR filter using LUT partition&Simulation of pipelining DA FIR filter

It of FIR filter using MAC block showing higher value than DA techniques. DA takes approximate less value in comparison parameter.

Lining difference of all proposed work is shown in Figure 6.



Fig 6: Chart of DA Technique Vs LUT partition Vs pipelining result

V. CONCLUSION

The proposed study of efficient simple DA algorithm for FIR filter was presented in this work. The excepted result was studied for 3-tap FIR filter on XILINX 9.1. In this study, the multiplier less FIR filter is implemented using DA contain main block of Look up Table, which then partitioning is involved. Memory resource on FPGA had less access time than multiplication time of multiply and accumulation block. Partition of LUT reduces memory size which is requirement for higher order. This technique reduces the delay, area, logic resources & power consumption. Further improvement done by processing multiply bit knows as pipelining. This pipelining architecture provides an efficient area- time power implementation which involves significantly less latency and less area- delay complexity when compared with existing structures for FIR Filter.



An ISO 3297: 2007 Certified Organization

Volume 6, Special Issue 1, January 2017

International Conference on Recent Trends in Engineering and Science (ICRTES 2017)

20th-21st January 2017

Organized by

Research Development Cell, Government College of Engineering, Jalagon (M. S), India REFERENCES

[1] R. Guo and L. S. DeBrunner, "Two high-performance adaptive filter implementation schemes using distributed arithmetic," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 58, no. 9, pp. 600–604, Sep. 2011.

[2] R. Guo and L. S. DeBrunner, "A novel adaptive filter implementation scheme using distributed arithmetic," in Proc. Asilomar Conf. Signals, Syst., Comput., Nov. 2011, pp.160–164.

[3] Meher P K , Chandrasekaran S and Amira A. FPGA Realization of FIR Filters by Efficient and Flexible Systolization Using Distributed Arithmetic [J]. IEEE Transactions on Signal Processing, 2008, 56(7): 3009~3017.

[4] Kim Kyung-Saeng, KwyroLee, "Low-power and area efficient FIR filter implementation suitable for multiple tape", IEEE Transactions on VLSI Systems 11 (1)(February2003).

[5] P. K. Meher and S. Y. Park, "High-throughput pipelined realization of adaptive FIR filter based on distributed arithmetic," in VLSI Symp. Tech. Dig., Oct. 2011, pp. 428–433. [4] K. K. Parhi, VLSI Digital Signal Processing Systems: Design and Implementation. New York: Wiley, 1999.

[6] R.Wyrzykowski and S. Ovramenko, "Flexible systolic architecture for VLSI FIR filters," Proc. Inst. Elect. Eng.—Comput. Digit. Techniques, vol. 139, no. 2, pp. 170–172, Mar. 1992.

[7] S. A.White, "Applications of the distributed arithmetic to digital signal processing: Atutorial review," IEEE ASSPMag., vol. 6, no. 3, pp. 5–19, Jul. 1989.